arXiv · 0711.2034
Dynamic load-balancing on multi-FPGA systems: a case study
Abstract
In this case study, we investigate the impact of workload balance on the performance of multi-FPGA codes. We start with an application in which two distinct kernels run in parallel on two SRC-6 MAP processors. We observe that one of the MAP processors is idle 18% of the time while the other processor is fully utilized. We investigate a task redistribution schema which serializes the execution of the two kernels, yet parallelizes execution of each individual kernel by spreading the workload between two MAP processors. This implementation results in a near 100% utilization of both MAP processors and the overall application performance is improved by 9%.
Explore related subjects
Keep this discovery
Volodymyr V. Kindratenko, Robert J. Brunner, Adam D. Myers. 2007-11-13. Dynamic load-balancing on multi-FPGA systems: a case study. https://arxiv.org/abs/0711.2034
Cite the original work for its findings. Save a collection to share your selection of sources.