arXiv · 1003.5442
Arithmetic Operations in Multi-Valued Logic
Abstract
This paper presents arithmetic operations like addition, subtraction and multiplications in Modulo-4 arithmetic, and also addition, multiplication in Galois field, using multi-valued logic (MVL). Quaternary to binary and binary to quaternary converters are designed using down literal circuits. Negation in modular arithmetic is designed with only one gate. Logic design of each operation is achieved by reducing the terms using Karnaugh diagrams, keeping minimum number of gates and depth of net in to consideration. Quaternary multiplier circuit is proposed to achieve required optimization. Simulation result of each operation is shown separately using Hspice.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Vasundara Patel, K. S. Gurumurthy. 2010-03-29. Arithmetic Operations in Multi-Valued Logic. https://doi.org/10.5121/vlsic.2010.1103
Cite the original work for its findings. Save a collection to share your selection of sources.