arXiv · 1209.3061
Design and Implementation A different Architectures of mixcolumn in FPGA
Abstract
This paper details Implementation of the Encryption algorithm AES under VHDL language In FPGA by using different architecture of mixcolumn. We then review this research investigates the AES algorithm in FPGA and the Very High Speed Integrated Circuit Hardware Description language (VHDL). Altera Quartus II software is used for simulation and optimization of the synthesizable VHDL code. The set of transformations of both Encryptions and decryption are simulated using an iterative design approach in order to optimize the hardware consumption. Altera Cyclone III Family devices are utilized for hardware evaluation.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Sliman Arrag, Abdellatif Hamdoun, Abderrahim Tragha, Salah eddine Khamlich. 2012-09-13. Design and Implementation A different Architectures of mixcolumn in FPGA. https://doi.org/10.5121/vlsic.2012.3402
Cite the original work for its findings. Save a collection to share your selection of sources.