arXiv · 1210.4249
Checking the error correction strength of arbitrary surface code logical gates
Abstract
Topologically quantum error corrected logical gates are complex. Chains of errors can form in space and time and diagonally in spacetime. It is highly nontrivial to determine whether a given logical gate is free of low weight combinations of errors leading to failure. We report a new tool Nestcheck capable of analyzing an arbitrary topological computation and determining the minimum number of errors required to cause failure.
Explore related subjects
Keep this discovery
Thomas J. Milburn, Austin G. Fowler. 2012-10-16. Checking the error correction strength of arbitrary surface code logical gates. https://arxiv.org/abs/1210.4249
Cite the original work for its findings. Save a collection to share your selection of sources.