arXiv · 1210.4962
Several AES Variants under VHDL language In FPGA
Abstract
This paper provides four different architectures for encrypting and decrypting 128 bit information via the AES. The encryption algorithm includes the Key Expansion module which generates Key for all iterations on the fly, Double AEStwo-key triple AES, AESX and AES-EXE. These architectures are implemented and studied in Altera Cyclone III and STRATIX Family devices.
Explore related subjects
Keep this discovery
Sliman arrag, Abdellatif Hamdoun, Abderrahim Tragha, Salah eddine Khamlich. 2012-10-17. Several AES Variants under VHDL language In FPGA. https://arxiv.org/abs/1210.4962
Cite the original work for its findings. Save a collection to share your selection of sources.