arXiv · 1604.04205
Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor
Abstract
The energy-efficient Adapteva Epiphany architecture exhibits massive many-core scalability in a physically compact 2D array of RISC cores with a fast network-on-chip (NoC). With fully divergent cores capable of MIMD execution, the physical topology and memory-mapped capabilities of the core and network translate well to partitioned global address space (PGAS) parallel programming models. Following an investigation into the use of two-sided communication using threaded MPI, one-sided communication using SHMEM is being explored. Here we present work in progress on the development of an OpenSHMEM 1.2 implementation for the Epiphany architecture.
Explore related subjects
Keep this discovery
James A. Ross, David A. Richie. 2016-04-14. Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor. https://arxiv.org/abs/1604.04205
Cite the original work for its findings. Save a collection to share your selection of sources.