arXiv · 1711.06935
Interleaver Design for Deep Neural Networks
Abstract
We propose a class of interleavers for a novel deep neural network (DNN) architecture that uses algorithmically pre-determined, structured sparsity to significantly lower memory and computational requirements, and speed up training. The interleavers guarantee clash-free memory accesses to eliminate idle operational cycles, optimize spread and dispersion to improve network performance, and are designed to ease the complexity of memory address computations in hardware. We present a design algorithm with mathematical proofs for these properties. We also explore interleaver variations and analyze the behavior of neural networks as a function of interleaver metrics.
Explore related subjects
Keep this discovery
Sourya Dey, Peter A. Beerel, Keith M. Chugg. 2019-04-25. Interleaver Design for Deep Neural Networks. https://doi.org/10.1109/acssc.2017.8335713
Cite the original work for its findings. Save a collection to share your selection of sources.