arXiv · 1711.08974
Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint
Abstract
This paper presents a novel approach for test generation and test scheduling for multi-clock domain SoCs. A concurrent hybrid BIST architecture is proposed for testing cores. Furthermore, a heuristic for selecting cores to be tested concurrently and order of applying test patterns is proposed. Experimental results show that the proposed heuristics give us an optimized method for multi clock domain SoC testing in comparison with the previous works.
Explore related subjects
Keep this discovery
Elaheh Sadredini, Mohammad Hashem Haghbayan, Mahmood Fathy, Zainalabedin Navabi. 2017-11-22. Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint. https://arxiv.org/abs/1711.08974
Cite the original work for its findings. Save a collection to share your selection of sources.