arXiv · 1903.04570
An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things
Abstract
This paper presents a configurable lattice cryptography processor which enables quantum-resistant security protocols for IoT. Efficient sampling architectures, coupled with a low-power SHA-3 core, provide two orders of magnitude energy savings over software. A single-port RAM-based NTT architecture is proposed, which provides ~124k-gate area savings. This is the first ASIC implementation which demonstrates multiple lattice-based protocols proposed for NIST post-quantum standardization.
Explore related subjects
Keep this discovery
Utsav Banerjee, Abhishek Pathak, Anantha P. Chandrakasan. 2019-03-11. An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things. https://doi.org/10.1109/isscc.2019.8662528
Cite the original work for its findings. Save a collection to share your selection of sources.