arXiv · 2010.15964
FPGA Implementation of Stair Matrix based Massive MIMO Detection
Abstract
Approximate matrix inversion based methods is widely used for linear massive multiple-input multiple-output (MIMO) received symbol vector detection. Such detectors typically utilize the diagonally dominant channel matrix of a massive MIMO system. Instead of diagonal matrix, a stair matrix can be utilized to improve the error-rate performance of a massive MIMO detector. In this paper, we present very large-scale integration (VLSI) architecture and field programmable gate array (FPGA) implementation of a stair matrix based iterative detection algorithm. The architecture supports a base station with 128 antennas, 8 users with single antenna, and 256 quadrature amplitude modulation (QAM). The stair matrix based detector can deliver a 142.34 Mbps data rate and reach a clock frequency of 258 MHz in a Xilinx Virtex-7 FPGA. The detector provides superior error-rate performance and higher scaled throughput than most contemporary massive MIMO detectors.
Explore related subjects
Keep this discovery
Shahriar Shahabuddin, Mahmoud A. Albreem, Mohammad Shahanewaz Shahabuddin, Zaheer Khan, Markku Juntti. 2020-10-29. FPGA Implementation of Stair Matrix based Massive MIMO Detection. https://arxiv.org/abs/2010.15964
Cite the original work for its findings. Save a collection to share your selection of sources.