arXiv · 2101.08754
An Efficient Communication Protocol for FPGA IP Protection
Abstract
We introduce a protection-based IP security scheme to protect soft and firm IP cores which are used on FPGA devices. The scheme is based on Finite State Machin (FSM) obfuscation and exploits Physical Unclonable Function (PUF) for FPGA unique identification (ID) generation which help pay-per-device licensing. We introduce a communication protocol to protect the rights of parties in this market. On standard benchmark circuits, the experimental results show that our scheme is secure, attack-resilient and can be implemented with low area, power and delay overheads.
Explore related subjects
Keep this discovery
Farzane Khajuyi, Behnam Ghavami, Human Nikmehr. 2021-01-21. An Efficient Communication Protocol for FPGA IP Protection. https://arxiv.org/abs/2101.08754
Cite the original work for its findings. Save a collection to share your selection of sources.