arXiv · 2206.01146
Block-Parallel Systolic-Array Architecture for 2-D NTT-based Fragile Watermark Embedding
Abstract
Number-theoretic transforms (NTTs) have been applied in the fragile watermarking of digital images. A block-parallel systolic-array architecture is proposed for watermarking based on the 2-D special Hartley NTT (HNTT). The proposed core employs two 2-D special HNTT hardware cores, each using digital arithmetic over $\mathrm{GF}(3)$, and processes $4\times4$ blocks of pixels in parallel every clock cycle. Prototypes are operational on a Xilinx Sx35-10ff668 FPGA device. The maximum estimated throughput of the FPGA circuit is 100 million $4\times4$ HNTT fragile watermarked blocks per second, when clocked at 100 MHz. Potential applications exist in high-traffic back-end servers dealing with large amounts of protected digital images requiring authentication, in remote-sensing for high-security surveillance applications, in real-time video processing of information of a sensitive nature or matters of national security, in video/photographic content management of corporate clients, in authenticating multimedia for the entertainment industry, in the authentication of electronic evidence material, and in real-time news streaming.
Explore related subjects
Keep this discovery
H. P. L. Arjuna Madanayake, R. J. Cintra, V. S. Dimitrov, L. Bruton. 2022-06-02. Block-Parallel Systolic-Array Architecture for 2-D NTT-based Fragile Watermark Embedding. https://doi.org/10.1142/s0129626412500090
Cite the original work for its findings. Save a collection to share your selection of sources.