arXiv · 2306.10250
Hardware-Efficient Quantum Random Access Memory Design with a Native Gate Set on Superconducting Platforms
Abstract
Quantum Random Access Memory (QRAM) is a critical component for enabling data queries in superposition, which is the cornerstone of quantum algorithms. Among various QRAM architectures, the bucket-brigade model stands out due to its noise resilience. This paper presents a hardware-efficient native gate set {iSCZ, C-iSCZ} for implementing bucket-brigade QRAM on superconducting platforms. The experimental feasibility of the proposed gate set is demonstrated, showing high fidelity and reduced complexity. By leveraging the complementary control property in QRAM, our approach directly substitutes the conventional {SWAP, CSWAP} gates with the new gate set, eliminating decomposition overhead and significantly reducing circuit depth and gate count.
Explore related subjects
Keep this discovery
Yun-Jie Wang, Sheng Zhang, Tai-Ping Sun, Ze-An Zhao, Xiao-Fan Xu, Xi-Ning Zhuang, Huan-Yu Liu, Cheng Xue, Peng Duan, Yu-Chun Wu, Zhao-Yun Chen, Guo-Ping Guo. 2023-06-17. Hardware-Efficient Quantum Random Access Memory Design with a Native Gate Set on Superconducting Platforms. https://doi.org/10.1002/qute.202400519
Cite the original work for its findings. Save a collection to share your selection of sources.