arXiv · 2307.14177
High-definition event frame generation using SoC FPGA devices
Abstract
In this paper we have addressed the implementation of the accumulation and projection of high-resolution event data stream (HD -1280 x 720 pixels) onto the image plane in FPGA devices. The results confirm the feasibility of this approach, but there are a number of challenges, limitations and trade-offs to be considered. The required hardware resources of selected data representations, such as binary frame, event frame, exponentially decaying time surface and event frequency, were compared with those available on several popular platforms from AMD Xilinx. The resulting event frames can be used for typical vision algorithms, such as object classification and detection, using both classical and deep neural network methods.
Explore related subjects
Keep this discovery
Krzysztof Blachut, Tomasz Kryjak. 2023-07-26. High-definition event frame generation using SoC FPGA devices. https://doi.org/10.23919/spa59660.2023.10274447
Cite the original work for its findings. Save a collection to share your selection of sources.