arXiv · 2406.04910
PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
Abstract
FPGAs have distinct advantages as a technology for deploying deep neural networks (DNNs) at the edge. Lookup Table (LUT) based networks, where neurons are directly modeled using LUTs, help maximize this promise of offering ultra-low latency and high area efficiency on FPGAs. Unfortunately, LUT resource usage scales exponentially with the number of inputs to the LUT, restricting PolyLUT to small LUT sizes. This work introduces PolyLUT-Add, a technique that enhances neuron connectivity by combining $A$ PolyLUT sub-neurons via addition to improve accuracy. Moreover, we describe a novel architecture to improve its scalability. We evaluated our implementation over the MNIST, Jet Substructure classification, and Network Intrusion Detection benchmark and found that for similar accuracy, PolyLUT-Add achieves a LUT reduction of $2.0-13.9\times$ with a $1.2-1.6\times$ decrease in latency.
Explore related subjects
Keep this discovery
Binglei Lou, Richard Rademacher, David Boland, Philip H. W. Leong. 2024-06-07. PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs. https://arxiv.org/abs/2406.04910
Cite the original work for its findings. Save a collection to share your selection of sources.