arXiv · 2412.04919
Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
Abstract
This paper presents pragmatic solutions for verifying complex mathematical algorithms implemented in hardware in an efficient and effective manner. Maximizing leverage of a known-answer-test strategy, based on predefined data scenarios combined with design-for-verification modes, we demonstrate how to find and isolate concept and design bugs early in the flow. The solutions presented are based on real project experience with single chip radar sensors for a variety of applications. The verification environments supporting the presented strategies are based on SystemVerilog and the Universal Verification Methodology.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Mark Litterick, Aleksandar Ivankovic, Bojan Arsov, Aman Kumar. 2024-12-06. Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM. https://arxiv.org/abs/2412.04919
Cite the original work for its findings. Save a collection to share your selection of sources.