arXiv · 2501.18169
Chip-to-chip photonic connectivity in multi-accelerator servers for ML
Abstract
We present a rack-scale compute architecture for ML using multi-accelerator servers connected via chip-to-chip silicon photonic components. Our architecture achieves (1) multi-tenanted resource slicing without fragmentation, (2) 74% faster rack-scale collective communication, and (3) 1.7X speedup in end-to-end ML training throughput.
Explore related subjects
Keep this discovery
Abhishek Vijaya Kumar, Arjun Devraj, Darius Bunandar, Rachee Singh. 2025-01-30. Chip-to-chip photonic connectivity in multi-accelerator servers for ML. https://arxiv.org/abs/2501.18169
Cite the original work for its findings. Save a collection to share your selection of sources.