arXiv · 2502.04648
Toward Automated Potential Primary Asset Identification in Verilog Designs
Abstract
With greater design complexity, the challenge to anticipate and mitigate security issues provides more responsibility for the designer. As hardware provides the foundation of a secure system, we need tools and techniques that support engineers to improve trust and help them address security concerns. Knowing the security assets in a design is fundamental to downstream security analyses, such as threat modeling, weakness identification, and verification. This paper proposes an automated approach for the initial identification of potential security assets in a Verilog design. Taking inspiration from manual asset identification methodologies, we analyze open-source hardware designs in three IP families and identify patterns and commonalities likely to indicate structural assets. Through iterative refinement, we provide a potential set of primary security assets and thus help to reduce the manual search space.
Explore related subjects
Keep this discovery
Subroto Kumer Deb Nath, Benjamin Tan. 2025-02-07. Toward Automated Potential Primary Asset Identification in Verilog Designs. https://doi.org/10.1109/isqed65160.2025.11014404
Cite the original work for its findings. Save a collection to share your selection of sources.