arXiv · 2507.04338
Voltage Mode Winner-Take-All Circuit for Neuromorphic Systems
Abstract
Recent advances in neuromorphic computing demonstrate on-device learning capabilities with low power consumption. One of the key learning units in these systems is the winner-take-all circuit. In this research, we propose a winner-take-all circuit that can be configured to achieve k-winner and hysteresis properties, simulated in IBM 65 nm node. The circuit dissipated 34.9 $\mu$W of power with a latency of 10.4 ns, while processing 1000 inputs. The utility of the circuit is demonstrated for spatial filtering and classification.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Abdullah M. Zyarah, Dhireesha Kudithipudi. 2025-07-06. Voltage Mode Winner-Take-All Circuit for Neuromorphic Systems. https://arxiv.org/abs/2507.04338
Cite the original work for its findings. Save a collection to share your selection of sources.