arXiv · 2507.19009
RV32I in ACL2
Abstract
We present a simple ACL2 simulator for the RISC-V 32-bit base instruction set architecture, written in the operational semantics style. Like many other ISA models, our RISC-V state object is a single-threaded object and we prove read-over-write, write-over-write, writing-the-read, and state well-formedness theorems. Unlike some other models, we separate the instruction decoding functions from their semantic counterparts. Accordingly, we verify encoding / decoding functions for each RV32I instruction, the proofs for which are entirely automatic.
Explore related subjects
Keep this discovery
Carl Kwan. 2025-07-25. RV32I in ACL2. https://doi.org/10.4204/eptcs.423.4
Cite the original work for its findings. Save a collection to share your selection of sources.