arXiv · 2512.08903
Timing-Error Optimized Architecture for Current-Steering DACs
Abstract
We propose a novel digital-to-analog converter (DAC) weighting architecture that statistically minimizes the distortion caused by random timing mismatches among current sources. To decode the DAC input codewords into corresponding DAC switches, we present three algorithms with varying computational complexities. We perform high-level Matlab simulations to illustrate the dynamic performance improvement over the segmented structure.
Explore related subjects
Keep this discovery
Ramin Babaee, Shahab Oveis Gharan, Martin Bouchard. 2025-12-09. Timing-Error Optimized Architecture for Current-Steering DACs. https://doi.org/10.1109/mwscas53549.2025.11244386
Cite the original work for its findings. Save a collection to share your selection of sources.