arXiv · 2512.13638
Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators
Abstract
Tile-based many-Processing Element (PE) accelerators can achieve competitive performance on General Matrix Multiplication (GEMM), but they are extremely hard to program, as their optimal software mapping is deeply coupled with hardware design which is unwieldy to manual deployment. We propose "Design in Tiles (DiT)", an automated framework connecting a deployment toolchain with a configurable executable model for these accelerators. For evaluation, we apply our framework to GEMM targeting a large acceleration configuration (e.g., 32x32 tiles, 1979 TFLOPS@FP8, 4 TB/s Bandwidth) comparable to an NVIDIA GH200. We achieve higher PE utilization than GH200 with its expert-tuned GEMM libraries, achieving 1.2-2.0x speedup across diverse matrix shapes.
Explore related subjects
Keep this discovery
Aofeng Shen, Chi Zhang, Yakup Budanaz, Alexandru Calotoiu, Bowen Wang, Torsten Hoefler, Luca Benini. 2025-12-15. Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators. https://arxiv.org/abs/2512.13638
Cite the original work for its findings. Save a collection to share your selection of sources.