arXiv · 2609.24188
Formalizing PARITY Circuit Lower Bounds in Lean
Abstract
We formalize Hastad's PARITY lower bound in Lean using the switching lemma. For every fixed d >= 2, formulas and DAG circuits of computation depth at most d computing PARITY on n inputs require size exp(Omega_d(n^(1/(d-1)))) for all sufficiently large n. This matches the classical upper bound up to constants in the exponent and implies that PARITY is not in nonuniform AC0. We also construct a polynomial-size, logarithmic-depth bounded-fan-in formula family for PARITY, providing a witness to NC1 is not a subset of AC0 for the formalized models. The Lean source code is available at https://github.com/formalcs/circuit-complexity and is checked with Lean 4.33.1 and mathlib 4.33.1.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Saint Wesonga. 2026-09-21. Formalizing PARITY Circuit Lower Bounds in Lean. https://arxiv.org/abs/2609.24188
Cite the original work for its findings. Save a collection to share your selection of sources.