Searcharxiv⌕ Search
Home/Archive/arXiv

arXiv · 2610.13545

Formalisation of information processing and intelligence in proteinoid networks

Andrew Adamatzky·Panagiotis Mougkogiannis
View original source ↗Read source document ↗Export metadata ↓

Abstract

Proteinoid microspheres are electrically active assemblies of thermally polymerised amino acids that exhibit spontaneous oscillations, spike-like events, stimulus-dependent responses, adaptation and collective dynamics. We formulate these observations as an applied-mathematical problem and develop a unified dynamical framework for information processing in proteinoid networks. Individual microspheres are represented by nonlinear excitable or oscillatory systems, whereas interactions are described by weighted adaptive graphs and, in the spatial limit, reaction--diffusion dynamics. The framework combines signal propagation, attenuation, fading memory, adaptive coupling, synchronisation, information transfer, reservoir readout, robustness and energetic constraints. We define a task-relative proteinoid intelligence functional from normalised measures of stimulus information, memory, adaptation, directed information transfer, task performance and robustness, penalised by energetic and structural costs. Analytical results establish a joint-response information bound, an upper bound on linear memory for stable linear networks, and existence of an optimal admissible coupling matrix under compact constraints. Dimensionless groups identify the relative time scales and coupling regimes governing the problem in nonlinear and adaptive network dynamics.

Explore related subjects

cs.ET

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Andrew Adamatzky, Panagiotis Mougkogiannis. 2026-10-09. Formalisation of information processing and intelligence in proteinoid networks. https://arxiv.org/abs/2610.13545

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

arXiv2026

Differentiable Partitioning With Dual-Max 3D Wirelength Model and Hybrid Bonding Terminal Awareness for Optimized 3D Placement

Research on 3D integrated circuits (3D-ICs) physical design has expanded rapidly in recent years, driven by the increasing adoption of hybrid bonding and the demand for higher integration density. Continued scaling of hybrid-bonding pitch supports higher vertical interconnect density and finer-grained circuit partitioning in 3D-ICs. Hybrid bonding-enabled 3D-ICs offer substantial benefits in interconnect scaling and system integration, yet tier assignment remains challenging because it jointly determines 3D wirelength and hybrid bonding terminal (HBT) assignment. This paper presents a differentiable partitioning framework that directly optimizes placement-aware tier assignment for 3D-ICs through gradient-based optimization. Discrete tier assignment is relaxed to continuous probabilities, and a Dual-Max 3D wirelength model is introduced as a placement-aware surrogate for tier-specific half-perimeter wirelength (HPWL). In addition, a terminal-aware cutsize penalty gives higher weights to cross-die nets with predicted HBT overlaps, and a local balance penalty discourages regional area overflow on each tier. On ten OpenROAD benchmarks, our method reduces final die-to-die (D2D) HPWL by 8.05% and 14.81% on average relative to hMETIS and TritonPart, respectively. On the seven benchmarks with available CoPlace results, the average HPWL reduction is 10.33%. The source code for the differentiable partitioner and the integrated 3D placement flow is publicly available to support reproducibility.

cs.ET↗
arXiv2026

RAPID-DNN: Reliability-Aware Partitioning for Robust DNN Inference Deployment on Edge AI

Deep neural networks (DNNs) deployed on heterogeneous edge accelerators are increasingly exposed to runtime hardware faults. Tight power and resource budgets push these platforms toward aggressive voltage scaling and limit the use of hardware fault mitigation, while process variation, thermal stress, and device aging raise fault rates further. The resulting transient bit level corruptions propagate through inference and can sharply reduce prediction accuracy. Existing DNN partitioning frameworks optimize latency and energy under fault free assumptions, so their deployment strategies often fail to sustain reliable inference in realistic operating conditions. This paper presents RAPID DNN, a reliability aware partitioning framework that adds runtime reliability as a third optimization objective alongside latency and energy. RAPID DNN first characterizes layer wise reliability through systematic fault injection in the weight and activation domains to identify vulnerability critical layers. The resulting sensitivity profile guides a three objective NSGA II optimizer that jointly minimizes inference latency, energy consumption, and expected fault induced accuracy degradation. We evaluate RAPID DNN on AlexNet, SqueezeNet, ResNet18, VGG16, and MobileNetV2 using heterogeneous Eyeriss and SIMBA accelerator profiles. Across fault models and injection probabilities, it consistently improves inference robustness over the fault agnostic baseline. Under the representative mixed random fault configuration, RAPID DNN raises average Top 1 accuracy by 9.81 percentage points and reduces average expected fault induced accuracy degradation by 36.86%, at a cost of 2.38% average latency overhead and 3.34% average energy overhead. These results show that treating reliability as a partitioning objective enables robust DNN deployment on heterogeneous edge accelerators under runtime hardware faults.

cs.ET↗
arXiv2026

An RRAM-based Hardware Implementation of a Radial Basis Function Neuron for Edge Classifiers

The deployment of modern machine learning (ML) solutions on resource-constrained edge devices highlights implementation challenges. This is especially true for extreme edge applications that include safety-critical components, such as autonomous navigation tasks. This paper demonstrates an artificial neural network (ANN) design leveraging Metal-Oxide Resistive RAM (RRAM) -based Analogue Content Addressable Memory (ACAM) as an efficient hardware substrate for performing metric-based classification and online adaptation on the edge. The proposed design is based on a custom Template piXeL (TXL) cell used for building the ACAM module, where each TXL cell acts as a configurable receptive field neuron. These cells employ a Radial Basis activation function to calculate the distance of an input from the programmed receptive field. The TXL can be organised into dense arrays for calculating the distance of a high-dimensional input against all stored prototypes, effectively performing fast and energy efficient similarity search. This hardware engine enables on-the-fly learning, where the receptive field parameters can be tuned to track domain shift. Through simulation of the proposed TXL-RBF classifier we can achieve 89.1\% accuracy on the MNIST dataset while consuming 185fJ per cell per operation when operating at 10MHz.

cs.ET↗