Searcharxiv⌕ Search

arXiv subjects

A. Qamesh

Publications and source records attributed to A. Qamesh.

3 recordsLinked to original sources

Optical Acceptance Testing of Serenity-S1 Boards for the CMS HGCAL Phase-2 Backend Electronics

The CMS Phase-2 upgrade includes a new high-granularity calorimeter. The calorimeter electronics will include around 300 Serenity-S1 FPGA boards that use Samtec FireFly electro-optical modules with a link speed of up to 25 Gbps. General production tests performed by the central Serenity group only validate the high-speed links via copper loopback cables. We present an optical acceptance test framework specifically designed for the calorimeter, providing comprehensive link and slow-control validation of installed FireFly modules under realistic operating conditions. This test combines loopback and board-to-board testing, extended bit error ratio measurements, and continuous module health monitoring within an automated workflow, delivering structured diagnostics and ensuring reliable large-scale system deployment.

physics.ins-det↗

An FPGA-based Data Aggregator for the New ATLAS ITK Pixel DCS

The upcoming ATLAS Phase II upgrade mandates replacing the tracking system with the all-silicon Inner Tracker (ITK), featuring a pixel detector as its core element. The monitoring data of the new system will be aggregated from an on-detector ASIC, Monitoring Of Pixel System (MOPS), and channeled to the Detector Control System (DCS) via a newly developed FPGA-based interface known as MOPS-Hub. The mitigation strategies for addressing potential Single-Event Upset (SEU) issues in the new system, along with the proton irradiation results, are presented.

physics.ins-det↗

System Integration of ATLAS ITK Pixel DCS ASICs

During the ATLAS phase II upgrade, the tracking system of the ATLAS experiment will be replaced by an all-silicon detector called the inner tracker (ITK) with a pixel detector as the most inner part. The monitoring data of the new system will be aggregated from an on-detector ASIC called Monitoring Of Pixel System (MOPS) and sent to the Detector Control System(DCS) using a new interface called MOPS-HUB. The hardware components of the MOPS-HUB, firmware specifications for the FPGA of MOPS-HUB and its integration plan will be presented. In addition, an irradiation plan for the new system will be introduced.

physics.ins-det↗