SearcharxivSearch

arXiv subjects

Jeffrey Ivie

Publications and source records attributed to Jeffrey Ivie.

2 recordsLinked to original sources

Roadmap on Atomic-scale Semiconductor Devices

Spin states in semiconductors provide exceptionally stable and noise-resistant environments for qubits, positioning them as optimal candidates for reliable quantum computing technologies. The proposal to use nuclear and electronic spins of donor atoms in silicon, introduced by Kane in 1998, sparked a new research field focused on the precise positioning of individual impurity atoms for quantum devices, utilising scanning tunnelling microscopy and ion implantation. This roadmap article reviews the advancements in the 25 years since Kane's proposal, the current challenges, and the future directions in atomic-scale semiconductor device fabrication and measurement. It covers the quest to create a silicon-based quantum computer and expands to include diverse material systems and fabrication techniques, highlighting the potential for a broad range of semiconductor quantum technological applications. Key developments include phosphorus in silicon devices such as single-atom transistors, arrayed few-donor devices, one- and two-qubit gates, three-dimensional architectures, and the development of a toolbox for future quantum integrated circuits. The roadmap also explores new impurity species like arsenic and antimony for enhanced scalability and higher-dimensional spin systems, new chemistry for dopant precursors and lithographic resists, and the potential for germanium-based devices. Emerging methods, such as photon-based lithography and electron beam manipulation, are discussed for their disruptive potential. This roadmap charts the path toward scalable quantum computing and advanced semiconductor quantum technologies, emphasising the critical intersections of experiment, technological development, and theory.

quant-ph

Exploring transport mechanisms in atomic precision advanced manufacturing enabled pn junctions

We investigate the different transport mechanisms that can occur in pn junction devices made using atomic precision advanced manufacturing (APAM) at temperatures ranging from cryogenic to room temperature. We first elucidate the potential cause of the anomalous behavior observed in the forward-bias response of these devices in recent cryogenic temperature measurements, which deviates from the theoretical response of a silicon Esaki diode. These anomalous behaviors include current suppression at low voltages in the forward-bias response and a much lower valley voltage at cryogenic temperatures than theoretically expected for a silicon diode. To investigate the potential causes of these anomalies, we studied the effects of a few possible transport mechanisms, including band-to-band tunneling, band gap narrowing, potential impact of non-Ohmic contacts, band quantization, impact of leakage, and inelastic trap-assisted tunneling, through semi-classical simulations. We find that a combination of two sets of band-to-band tunneling (BTBT) parameters can qualitatively approximate the shape of the tunneling current at low bias. This can arise from band quantization and realignment due to the strong potential confinement in $\delta$-layers. We also find that the lower-than-theoretically-expected valley voltage can be attributed to modifications in the electronic band structure within the $\delta$-layer regions, leading to a significant band-gap narrowing induced by the high density of dopants. Finally, we extend our analyses to room temperature operation and predict that trap-assisted tunneling (TAT) facilitated by phonon interactions may become significant, leading to a complex superposition of BTBT and TAT transport mechanisms in the electrical measurements.

cond-mat.mes-hall