arXiv subjects

Joschka Roffe

Publications and source records attributed to Joschka Roffe.

23 records · Page 2Linked to original sources

arXiv2020

Single-shot error correction of three-dimensional homological product codes

Single-shot error correction corrects data noise using only a single round of noisy measurements on the data qubits, removing the need for intensive measurement repetition. We introduce a general concept of confinement for quantum codes, which roughly stipulates qubit errors cannot grow without triggering more measurement syndromes. We prove confinement is sufficient for single-shot decoding of adversarial errors and linear confinement is sufficient for single-shot decoding of local stochastic errors. Further to this, we prove that all three-dimensional homological product codes exhibit confinement in their $X$-components and are therefore single-shot for adversarial phase-flip noise. For local stochastic phase-flip noise, we numerically explore these codes and again find evidence of single-shot protection. Our Monte Carlo simulations indicate sustainable thresholds of $3.08(4)\%$ and $2.90(2)\%$ for 3D surface and toric codes respectively, the highest observed single-shot thresholds to date. To demonstrate single-shot error correction beyond the class of topological codes, we also run simulations on a randomly constructed 3D homological product code.

quant-ph↗

arXiv2019

Quantum codes from classical graphical models

We introduce a new graphical framework for designing quantum error correction codes based on classical principles. A key feature of this graphical language, over previous approaches, is that it is closely related to that of factor graphs or graphical models in classical information theory and machine learning. It enables us to formulate the description of the recently-introduced `coherent parity check' quantum error correction codes entirely within the language of classical information theory. This makes our construction accessible without requiring background in quantum error correction or even quantum mechanics in general. More importantly, this allows for a collaborative interplay where one can design new quantum error correction codes derived from classical codes.

quant-ph↗

arXiv2019

Quantum Error Correction: An Introductory Guide

Quantum error correction protocols will play a central role in the realisation of quantum computing; the choice of error correction code will influence the full quantum computing stack, from the layout of qubits at the physical level to gate compilation strategies at the software level. As such, familiarity with quantum coding is an essential prerequisite for the understanding of current and future quantum computing architectures. In this review, we provide an introductory guide to the theory and implementation of quantum error correction codes. Where possible, fundamental concepts are described using the simplest examples of detection and correction codes, the working of which can be verified by hand. We outline the construction and operation of the surface code, the most widely pursued error correction protocol for experiment. Finally, we discuss issues that arise in the practical implementation of the surface code and other quantum error correction codes.

quant-ph↗

arXiv2019

Decoding quantum error correction with Ising model hardware

Fault tolerant quantum computers will require efficient co-processors for real-time decoding of their adopted quantum error correction protocols. In this work we examine the possibility of using specialised Ising model hardware to perform this decoding task. Examples of Ising model hardware include quantum annealers such as those produced by D-Wave Systems Inc., as well as classical devices such as those produced by Hitatchi and Fujitsu and optical devices known as coherent Ising machines. We use the coherent parity check (CPC) framework to derive an Ising model mapping of the quantum error correction decoding problem for an uncorrelated quantum error model. A specific advantage of our Ising model mapping is that it is compatible with maximum entropy inference techniques which can outperform maximum likelihood decoding in some circumstances. We use numerical calculations within our framework to demonstrate that maximum entropy decoding can not only lead to improved error suppression, but can also shift threshold values for simple codes. As a high value problem for which a small advantage can lead to major gains, we argue that decoding quantum codes is an ideal use case for quantum annealers. In addition, the structure of quantum error correction codes allows application specific integrated circuit (ASIC) annealing hardware to reduce embedding costs, a major bottleneck in quantum annealing. Finally, we also propose a way in which a quantum annealer could be optimally used as part of a hybrid quantum-classical decoding scheme.

quant-ph↗

arXiv2018

Protecting quantum memories using coherent parity check codes

Coherent parity check (CPC) codes are a new framework for the construction of quantum error correction codes that encode multiple qubits per logical block. CPC codes have a canonical structure involving successive rounds of bit and phase parity checks, supplemented by cross-checks to fix the code distance. In this paper, we provide a detailed introduction to CPC codes using conventional quantum circuit notation. We demonstrate the implementation of a CPC code on real hardware, by designing a [[4,2,2]] detection code for the IBM 5Q superconducting qubit device. Whilst the individual gate-error rates on the IBM device are too high to realise a fault tolerant quantum detection code, our results show that the syndrome information from a full encode-decode cycle of the [[4,2,2]] CPC code can be used to increase the output state fidelity by post-selection. Following this, we generalise CPC codes to other quantum technologies by showing that their structure allows them to be efficiently compiled using any experimentally realistic native two-qubit gate. We introduce a three-stage CPC design process for the construction of hardware-optimised quantum memories. As a proof-of-concept example, we apply our design process to an idealised linear seven-qubit ion trap. In the first stage of the process, we use exhaustive search methods to find a large set of [[7,3,3]] codes that saturate the quantum Hamming bound for seven qubits. We then optimise over the discovered set of codes to meet the hardware and layout demands of the ion trap device. We also discuss how the CPC design process will generalise to larger-scale codes and other qubit technologies.

quant-ph↗