A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping
This article is withdrawn because the co-authors are not in favor of publication.
cs.AR↗
arXiv subjects
Subhramanian S. Iyer
Publications and source records attributed to Subhramanian S. Iyer.