arXiv · 1406.3925
Performance of the Fully Digital FPGA-based Front-End Electronics for the GALILEO Array
Abstract
In this work we present the architecture and results of a fully digital Front End Electronics (FEE) read out system developed for the GALILEO array. The FEE system, developed in collaboration with the Advanced Gamma Tracking Array (AGATA) collaboration, is composed of three main blocks: preamplifiers, digitizers and preprocessing electronics. The slow control system contains a custom Linux driver, a dynamic library and a server implementing network services. The digital processing of the data from the GALILEO germanium detectors has demonstrated the capability to achieve an energy resolution of 1.53 per mil at an energy of 1.33 MeV.
Explore related subjects
Keep this discovery
D. Barrientos, M. Bellato, D. Bazzacco, D. Bortolato, P. Cocconi, A. Gadea, V. González, M. Gulmini, R. Isocrate, D. Mengoni, A. Pullia, F. Recchia, D. Rosso, E. Sanchis, N. Toniolo, C. A. Ur, J. J. Valiente-Dobón. 2014-06-16. Performance of the Fully Digital FPGA-based Front-End Electronics for the GALILEO Array. https://doi.org/10.1109/tns.2015.2480243
Cite the original work for its findings. Save a collection to share your selection of sources.