arXiv · 1712.05562
Chip-Level Electromigration Reliability Evaluation with Multiple On-Die Variation Effects
Abstract
In this paper, we briefly introduce physical foundations of electromigration (EM) and present a few classical EMrelated theories. We discuss physical parameters affecting EM wire lifetime and we introduce some background related to the existing EM physical simulators. In our work, for EM physical simulation we adopt the atomic concentration balance-based model. We discuss the simulation setup and results. We present a variation-aware electromigration (EM) analysis tool for power grid wires. The tool considers process variations caused by the chemical-mechanical polishing (CMP) and edge placement error (EPE). It uses a compact model that features critical region extraction and variation coefficient calculation.
Explore related subjects
Keep this discovery
Karthik Airani, Rohit Guttal. 2017-12-15. Chip-Level Electromigration Reliability Evaluation with Multiple On-Die Variation Effects. https://arxiv.org/abs/1712.05562
Cite the original work for its findings. Save a collection to share your selection of sources.