Searcharxiv⌕ Search
Home/Archive/arXiv

arXiv · 2610.14890

Directional and Quasi-Omnidirectional Indoor Channel Measurements at Upper 6 GHz

Chengsong Fu·Hongbo Zhao·Jianer Zhou·Xiongbin Yu·Weichao Li·Chen Zhuang·Meng Li·Wenquan Feng·Xiaofeng Tao
View original source ↗Read source document ↗Export metadata ↓

Abstract

This paper presents wideband indoor channel measurements and measurement-based statistical modeling of channel parameters in the upper 6 GHz (U6G) band using directional and quasi-omnidirectional antenna pairs. Measurements span 6.425-7.125 GHz at 32 matched positions per configuration in an open hall and an L-shaped corridor. System calibration and frequency-dependent peak-gain normalization retain antenna radiation-pattern weighting. Close-in and floating-intercept models are fitted to line-of-sight (LOS) and non-LOS (NLOS) path loss, respectively. Shadow-fading residuals, RMS delay spread (DS), and equivalent K factors derived from power delay profiles are characterized. LOS exponents range from 1.98 to 2.14. Despite similar attenuation slopes, directional links exhibit smaller LOS residuals and DS and higher equivalent K factors. Hall DS medians are 1.78 and 36.52 ns for directional and quasi-omnidirectional links. Corridor NLOS slopes are -1.12 and 2.54, respectively, while DS ordering varies by position. These results characterize antenna-dependent parameters for U6G indoor channels.

Explore related subjects

cs.ETcs.ITmath.IT

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Chengsong Fu, Hongbo Zhao, Jianer Zhou, Xiongbin Yu, Weichao Li, Chen Zhuang, Meng Li, Wenquan Feng, Xiaofeng Tao. 2026-10-14. Directional and Quasi-Omnidirectional Indoor Channel Measurements at Upper 6 GHz. https://arxiv.org/abs/2610.14890

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

arXiv2026

Hopfield Networks in Non-volatile Memory

Many important computational workloads are bound by the performance of the memory system that supplies data to conventional processors. Compute in Memory (CiM) promises to circumvent this bottleneck by performing the processing within the memory. Neural Networks are memory-bound, and a notable example of such is the Hopfield Network. This work explores the design space of non-volatile computing-in-memory (NV-CiM) architectures using an instruction-level simulator to evaluate application mappings and workload-driven architectural adaptations. The exploration examines the resulting design trade-offs and includes theoretical comparisons with representative CPU and GPU architectures.

cs.ET↗
arXiv2026

Cross-Layer Co-Design of Low-Latency Stateful Logic Adders with Printed Memristors

Data movement between memory and processing units remains a major bottleneck in data-centric systems. Memristive Stateful Logic (SL) addresses this problem by performing Boolean operations directly on stored resistive states. However, arithmetic efficiency depends jointly on the device-supported logic primitive set, the dependency structure of the resulting operation sequence, and its mapping to datapath architectures. While prior designs typically optimize device, logic, and architecture layers separately, we jointly consider them to co-design a stateful adder. We experimentally demonstrate a mixed MAGIC and FELIX logic primitive set on printed Electrochemical Metallization (ECM) memristors and derive a full adder sequence optimized for inter-bit carry propagation. Mapping this sequence to bit-serial, bit-parallel, and bit-pipelined datapaths reduces the latter two to 2n+6 cycles for an n-bit addition. For 32-bit addition, this requires 60-88% fewer cycles than prior SL adders. Across four representative workloads, we achieve 3.7x-16.4x speedup over prior. These results show how cross-layer co-design can translate into improved workload-level performance.

cs.ET↗
arXiv2026

Closed-Form Optimal Weight Splitting for Matrix-Vector Multiply on Noisy In-Memory Accelerators

Analog in-memory computing performs the matrix-vector multiplications of neural networks directly inside the memory array, which saves time and energy. But each memory cell stores only a few levels and is noisy, so one cell cannot hold a weight precisely. The standard fix is to split each weight across several cells, like digits of a number. The base of this split decides the trade-off: a large base gives fine resolution but amplifies the noise, and a base near one averages the noise but wastes resolution. The best-known prior analysis considers only the noise, and so it always picks a base of one. We propose a principled method that also accounts for the limited number of levels per cell. It gives the optimal base in closed form, from a single measurement of the device noise. On a device-physics simulator, the optimal split is 3.3 dB more accurate than the common base-16 split, and it beats equal splitting in end-application accuracy.

cs.ET↗