Single event effects in the HCCStar ASICs for ITk strip upgrade
Triple Modular Redundancy (TMR) technology has been implemented in the design of the HCCStar to reduce digital state changes and ensure reliable operation. We tested the effectiveness of the protection by placing HCCStar chips in a proton beam. We studied corrected bit flips in registers and actual single event effects in the LCB and LP paths under different proton energies. Our estimate is that the LP data-loss fraction relative to the 400 kHz readout is $O(10^{-10})$ during normal operation and there will be $O(10)$ corrected bit flips per HCCStar bit per year at the HL-LHC.
physics.ins-det↗