Searcharxiv⌕ Search

arXiv subjects

S. Y. Suzuki

Publications and source records attributed to S. Y. Suzuki.

6 recordsLinked to original sources

PCI-express based high-speed readout for the BelleII DAQ upgrade

Belle II is a new-generation B-factory experiment, dedicated to exploring new physics beyond the standard model of elementary particles in the flavor sector. Belle~II started data-taking in April 2018, using a synchronous data acquisition (DAQ) system based on pipelined trigger flow control. The Belle II DAQ system is designed to handle a 30-kHz trigger rate with approximately 1% of dead time, under the assumption of a raw event size of 1 MB. The DAQ system is reliable, and the overall data-taking efficiency reached 84.2% during the run period of January 2020 to June 2020. The current readout system cannot be operated in the term of 10 years from the viewpoint of DAQ maintainability; meanwhile, the readout system is obstructing high-speed data transmission. A solution involving a PCI-express-based readout module with high data throughput of up to 100 Gb/s was adopted to upgrade the Belle II DAQ system. We particularly focused on the design of firmware and software based on this new generation of readout board, called PCIe40, with an Altera Arria 10 field-programmable gate array chip. Forty-eight GBT (GigaBit Transceiver) serial links, PCI-express hard IP-based DMA architecture, interface of timing and trigger distribution system, and slow control system were designed to integrate with the current Belle II DAQ system. This paper describes the performances accomplished during the data readout and slow control tests conducted using a test bench and a demonstration performed using on-site front-end electronics, specifically involving Belle II TOP and KLM sub-detectors.

physics.ins-det↗

On-site Background Measurements for the J-PARC E56 Experiment: A Search for Sterile Neutrino at J-PARC MLF

The J-PARC E56 experiment aims to search for sterile neutrinos at the J-PARC Materials and Life Science Experimental Facility (MLF). In order to examine the feasibility of the experiment, we measured the background rates of different detector candidate sites, which are located at the third floor of the MLF, using a detector consisting of plastic scintillators with a fiducial mass of 500 kg. The result of the measurements is described in this article. The gammas and neutrons induced by the beam as well as the backgrounds from the cosmic rays were measured.

physics.ins-det↗

Measurement of the muon beam direction and muon flux for the T2K neutrino experiment

The Tokai-to-Kamioka (T2K) neutrino experiment measures neutrino oscillations by using an almost pure muon neutrino beam produced at the J-PARC accelerator facility. The T2K muon monitor was installed to measure the direction and stability of the muon beam which is produced together with the muon neutrino beam. The systematic error in the muon beam direction measurement was estimated, using data and MC simulation, to be 0.28 mrad. During beam operation, the proton beam has been controlled using measurements from the muon monitor and the direction of the neutrino beam has been tuned to within 0.3 mrad with respect to the designed beam-axis. In order to understand the muon beam properties,measurement of the absolute muon yield at the muon monitor was conducted with an emulsion detector. The number of muon tracks was measured to be $(4.06\pm0.05)\times10^4$ cm$^{-2}$ normalized with $4\times10^{11}$ protons on target with 250 kA horn operation. The result is in agreement with the prediction which is corrected based on hadron production data.

physics.ins-det↗

Design and performance of the muon monitor for the T2K neutrino oscillation experiment

This article describes the design and performance of the muon monitor for the T2K (Tokaito-Kamioka) long baseline neutrino oscillation experiment. The muon monitor consists of two types of detector arrays: ionization chambers and silicon PIN photodiodes. It measures the intensity and profile of muons produced, along with neutrinos, in the decay of pions. The measurement is sensitive to the intensity and direction of the neutrino beam. The linearity and stability of the detectors were measured in beam tests to be within 2.4% and 1.5%, respectively. Based on the test results, the precision of the beam direction measured by the muon monitor is expected to be 0.25 mrad.

physics.ins-det↗

The Data Acquisition System Based on PMC Bus

High energy physics experiments in KEK/Japan rush into over KHz trigger stage. Thus, we need a successor of the data acquisition(DAQ) system that replaces the CAMAC or FASTBUS systems. To meet these needs, we have developed a DAQ system which includes a crate, base-board modules, daughter cards for front-end A/D or T/D conversion, and back-end communication cards for data transfer and timing control. The size of the crate is for the 9U Euro-cards with the standard VME32 bus and extension connectors for power supply. The base-board comprises of a local bus with the sequencer connected to the front-end daughter cards via event buffering FIFOs, and the standard PMC (PCI mezzanine card) bus to be set a PMC processor unit to reduce data size from the front-end daughter cards. A data transfer module, which is connected to the event building system, and a trigger control unit, which communicates with the central timing controller are installed on the back-end communication card connected to the rear end of the base-board. We describe the design of this DAQ system and evaluate the performance of it.

physics.ins-det↗

Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments

Data logging at an upgraded KEKB accelerator or the J-PARC facility, currently under commission, requires a high density data acquisition platform with integrated data reduction CPUs. To follow market trends, we have developed a DAQ platform based on the PCI bus, a choice which permits a fast DAQ and a long expected lifetime of the system. The platform is a 9U-VME motherboard consisting of four slots for signal digitization modules, readout FIFOs for data buffering, and three PMC slots, on one of which resides a data reduction CPU. We have performed long term and thermal stability tests. The readout speed on the platform has been measured up to 125 MB/s in DMA mode.

hep-ex↗