Searcharxiv⌕ Search

arXiv · physics/0403019

Reading a GEM with a VLSI pixel ASIC used as a direct charge collecting anode

Abstract

In MicroPattern Gas Detectors (MPGD) when the pixel size is below 100 micron and the number of pixels is large (above 1000) it is virtually impossible to use the conventional PCB read-out approach to bring the signal charge from the individual pixel to the external electronics chain. For this reason a custom CMOS array of 2101 active pixels with 80 micron pitch, directly used as the charge collecting anode of a GEM amplifying structure, has been developed and built. Each charge collecting pad, hexagonally shaped, realized using the top metal layer of a deep submicron VLSI technology is individually connected to a full electronics chain (pre-amplifier, shaping-amplifier, sample and hold, multiplexer) which is built immediately below it by using the remaining five active layers. The GEM and the drift electrode window are assembled directly over the chip so the ASIC itself becomes the pixelized anode of a MicroPattern Gas Detector. With this approach, for the first time, gas detectors have reached the level of integration and resolution typical of solid state pixel detectors. Results from the first tests of this new read-out concept are presented. An Astronomical X-Ray Polarimetry application is also discussed.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

R. Bellazzini, F. Angelini, L. Baldini, F. Bitti, A. Brez, L. Latronico, M. M. Massai, M. Minuti, N. Omodei, M. Razzano, C. Sgro, G. Spandre, E. Costa, P. Soffitta. 2004-03-01. Reading a GEM with a VLSI pixel ASIC used as a direct charge collecting anode. https://doi.org/10.1016/j.nima.2004.07.269

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

Long-term scintillation light performance, calibrations, and triggering efficiency in the MicroBooNE detector

A detailed understanding of scintillation light in liquid argon time projection chambers (LArTPCs) is essential for the robust extraction of physics measurements from their data. This article presents the long-term performance of scintillation light production and detection using five years of data from the MicroBooNE LArTPC neutrino detector. We describe the MicroBooNE light simulation and light-based triggering schemes, and present the photomultiplier tube gain calibration and stability, light response stability, and light-based systematic uncertainties over the course of five years of data collection. We also make an in-situ measurement of the scintillation light triggering efficiency down to 30 MeV of visible energy. Finally, we discuss two notable observations in MicroBooNE's data, both reported here for the first time: an approximately 50\% decline in MicroBooNE's light yield over time, concentrated in the first two years of running; and a higher than expected O(200 kHz) rate of single photoelectrons (SPE). We present the first measurements of the dependence of the SPE rate on the TPC electric field strength and polarity. Together, the results presented in this article provide an important benchmark for the long-term performance of scintillation light systems in LArTPCs and their use in particle physics measurements.

physics.ins-det↗

Comprehensive study of timing resolution in plastic scintillator detectors with wavelength-shifting fiber and silicon photomultiplier readout

We present a comprehensive study of the timing resolution achievable in plastic scintillator detectors read out through wavelength-shifting (WLS) fibers coupled to silicon photomultipliers (SiPMs), combining a semi-analytical framework, toy Monte Carlo validation, and full Geant4 optical photon simulation. The analytical model traces the complete photon detection chain: scintillation emission, WLS fiber re-emission, optical transit time dispersion, SiPM single-photon time resolution, and electronics quantization. It expresses the timing resolution $\sigt$ as a function of the detected photoelectron yield $\Npe$, scintillator decay constants ($\taur$, $\taud$), WLS re-emission time ($\tauwls$), fiber numerical aperture, detector geometry, and readout electronics parameters. The analytical predictions are validated at two levels. First, toy Monte Carlo simulations ($2\times 10^5$ events per parameter point across 80 grid points spanning 8 fiber types and $\Npe$ from 5 to 200) achieve analytical-to-MC agreement of \add{$1.0000 \pm 0.0018$}. Second, full Geant4 optical photon simulations track the entire scintillation, wavelength-shifting, and fiber transport chain in realistic detector geometries, confirming the analytical timing predictions\add{ to within 10--20\% for $\Npe \gtrsim 10$} and providing first-principles photoelectron yield calibration. A comprehensive parameter scan covering 7 scintillator materials, 8 WLS fiber types, 5 SiPM models, 5 electronics configurations, 3 readout topologies, and 3 boundary conditions produces quantitative design maps and lookup tables for detector optimization.

physics.ins-det↗

Readout chain of SPD DAQ system

The Spin Physics Detector (SPD) experiment at the NICA collider of the Joint Institute for Nuclear Research (JINR) aims to study the spin structure of the nucleon and spin-related phenomena. The experimental conditions, including the high interaction rate and the large number of readout channels, require a triggerless data acquisition system with high throughput and a scalable architecture. This work presents a hardware implementation of the readout chain that extends the previously proposed SPD DAQ architecture. The chain is based on two levels of concentrators. The L1 concentrator provides the interface between the front-end electronics and the next system level and distributes synchronous signals. The L2 concentrator aggregates data streams from several L1 concentrators before transmitting them to the computing system. A key feature of the L2 implementation is the offloading of data reception, buffering, and aggregation from the host CPU to the FPGA, motivated by the large number of small packets generated by the readout electronics. The developed hardware platforms and their operating logic are presented, together with experimental results for the main interfaces and data-path components. The obtained results demonstrate the feasibility of the proposed hardware architecture and its application in a scalable SPD data acquisition system.

physics.ins-det↗