Searcharxiv⌕ Search

arXiv subjects

Ru Huang

Publications and source records attributed to Ru Huang.

61 records · Page 4Linked to original sources

DaSGD: Squeezing SGD Parallelization Performance in Distributed Training Using Delayed Averaging

The state-of-the-art deep learning algorithms rely on distributed training systems to tackle the increasing sizes of models and training data sets. Minibatch stochastic gradient descent (SGD) algorithm requires workers to halt forward/back propagations, to wait for gradients aggregated from all workers, and to receive weight updates before the next batch of tasks. This synchronous execution model exposes the overheads of gradient/weight communication among a large number of workers in a distributed training system. We propose a new SGD algorithm, DaSGD (Local SGD with Delayed Averaging), which parallelizes SGD and forward/back propagations to hide 100% of the communication overhead. By adjusting the gradient update scheme, this algorithm uses hardware resources more efficiently and reduces the reliance on the low-latency and high-throughput inter-connects. The theoretical analysis and the experimental results show its convergence rate O(1/sqrt(K)), the same as SGD. The performance evaluation demonstrates it enables a linear performance scale-up with the cluster size.

cs.DC↗

An Energy-Efficient Mixed-Signal Parallel Multiply-Accumulate (MAC) Engine Based on Stochastic Computing

Convolutional neural networks (CNN) have achieved excellent performance on various tasks, but deploying CNN to edge is constrained by the high energy consumption of convolution operation. Stochastic computing (SC) is an attractive paradigm which performs arithmetic operations with simple logic gates and low hardware cost. This paper presents an energy-efficient mixed-signal multiply-accumulate (MAC) engine based on SC. A parallel architecture is adopted in this work to solve the latency problem of SC. The simulation results show that the overall energy consumption of our design is 5.03pJ per 26-input MAC operation under 28nm CMOS technology.

eess.SP↗

Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing

Convolutional neural network (CNN) achieves excellent performance on fascinating tasks such as image recognition and natural language processing at the cost of high power consumption. Stochastic computing (SC) is an attractive paradigm implemented in low power applications which performs arithmetic operations with simple logic and low hardware cost. However, conventional memory structure designed and optimized for binary computing leads to extra data conversion costs, which significantly decreases the energy efficiency. Therefore, a new memory system designed for SC-based multiply-accumulate (MAC) engine applied in CNN which is compatible with conventional memory system is proposed in this paper. As a result, the overall energy consumption of our new computing structure is 0.91pJ, which is reduced by 82.1% compared with the conventional structure, and the energy efficiency achieves 164.8 TOPS/W.

eess.SP↗

New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework

In this paper, we propose a machine-learning assisted modeling framework in design-technology co-optimization (DTCO) flow. Neural network (NN) based surrogate model is used as an alternative of compact model of new devices without prior knowledge of device physics to predict device and circuit electrical characteristics. This modeling framework is demonstrated and verified in FinFET with high predicted accuracy in device and circuit level. Details about the data handling and prediction results are discussed. Moreover, same framework is applied to new mechanism device tunnel FET (TFET) to predict device and circuit characteristics. This work provides new modeling method for DTCO flow.

cs.OH↗

A Parallel Bitstream Generator for Stochastic Computing

Stochastic computing (SC) presents high error tolerance and low hardware cost, and has great potential in applications such as neural networks and image processing. However, the bitstream generator, which converts a binary number to bitstreams, occupies a large area and energy consumption, thus weakening the superiority of SC. In this paper, we propose a novel technique for generating bitstreams in parallel, which needs only one clock for conversion and significantly reduces the hardware cost. Synthesis results demonstrate that the proposed parallel bitstream generator improves 2.5x area and 712x energy consumption.

cs.ET↗

Analog Circuit Applications based on Ambipolar Graphene/MoTe2 Vertical Transistors

The current integrated circuit (IC) technology based on conventional MOS-FET (metal-oxide-semiconductor field-effect transistor) is approaching the limit of miniaturization with increasing demand on energy. Several analog circuit applications based on graphene FETs have been demonstrated with less components comparing to the conventional technology. However, low on/off current ratio caused by the semimetal nature of graphene has severely hindered its practical applications. Here we report a graphene/MoTe2 van der Waals (vdW) vertical transistor with V-shaped ambipolar field effect transfer characteristics to overcome this challenge. Investigations on temperature dependence of transport properties reveal that gate tunable asymmetric barriers of the devices are account for the ambipolar behaviors. Furthermore, to demonstrate the analog circuit applications of such vdW vertical transistors, we successfully realized output polarity controllable (OPC) amplifier and frequency doubler. These results enable vdW heterojunction based electronic devices to open up new possibilities for wide perspective in telecommunication field.

cond-mat.mes-hall↗

Self-Aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement

Self-aligned double patterning (SADP) has become a promising technique to push pattern resolution limit to sub-22nm technology node. Although SADP provides good overlay controllability, it encounters many challenges in physical design stages to obtain conflict-free layout decomposition. In this paper, we study the impact on placement by different standard cell layout decomposition strategies. We propose a SADP friendly standard cell configuration which provides pre-coloring results for standard cells. These configurations are brought into the placement stage to help ensure layout decomposability and save the extra effort for solving conflicts in later stages.

cs.AR↗