arXiv · 2507.01901
The impact of process steps on nearly ideal subthreshold slope in 300-mm compatible InGaZnO TFT
Abstract
While we demonstrate a back-gated (BG) amorphous Indium-Gallium-Zinc-Oxide (a-IGZO) transistors with a nearly ideal subthreshold slope (SS) ~ 60 mV/dec. However, SS degrades when a top-gated (TG) configuration is implemented. The energy distribution of traps inferred from temperature-dependent (T = 4 K - 300 K) and multi-frequency (f = 1 kHz - 100 kHz) admittance measurements, reveals a much higher trap density in TG devices. By analyzing the impact of each process step and conducting forming gas anneal (FGA) experiments, we reveal the role of hydrogen in the deterioration of the SS in the IGZO-based transistors.
Explore related subjects
Keep this discovery
Hongwei Tang, Dennis Lin, Subhali Subhechha, Adrian Chasin, Daisuke Matsubayashi, Michiel van Setten, Yiqun Wan, Harold Dekkers, Jie Li, Shruthi Subramanian, Zhuo Chen, Nouredine Rassoul, Yuchao Jiang, Jan Van Houdt, Valeri Afanas`ev, Gouri Sankar Kar, Attilio Belmonte. 2025-06-17. The impact of process steps on nearly ideal subthreshold slope in 300-mm compatible InGaZnO TFT. https://doi.org/10.1109/led.2025.3549865
Cite the original work for its findings. Save a collection to share your selection of sources.